Abstract-This paper presents a synchronous frame fluxbased control method for a parallel active filter application. The flux-based controller directly implements the inverter switchings in the synchronous reference frame by a hysteresis rule-based carrier-less pulse-width modulation (PWM) strategy to achieve high current bandwidth. This paper addresses the issues and impact on parallel active filtering requirements for utility interface of commonly used harmonic front-ends. The synchronous frame flux-based controller provides additional insights for harmonic current compensation requirements. Simulation results provide the validation of the flux-based active filter controller to meet IEEE Standard 519 recommended harmonic standards for large rated nonlinear loads under balanced and unbalanced supply conditions.
I. INTRODUCTION CTIVE filtering as a means for harmonic compensation
A is becoming a cost effective solution for realizing a harmonic free utility interface for large nonlinear power electronic loads such as adjustable speed drives (ASD). Proliferation of power electronics loads, a prerequisite for realizing energy efficiency and productivity benefits, has brought utilities to crossroads. Utilities more frequently encounter harmonic related problems such as substantially higher system losses, required derating of distribution equipment, harmonic interactions between customers or between the utility and load, reduced system stability, and safe operating margins. Utilities are beginning to implement harmonic "standards" such as IEEE Standard 5 19 to alleviate harmonic related problems.
It is important to note, however, that IEEE Standard 519 is only applicable at the point of common coupling (PCC) at a plant [ 
11.
The parallel active filter approach as shown in Fig. 1 is based on the principle of injection of load harmonic currents and hence is characterized by nonsinusoidal current tracking and high current bandwidth requirements [2]- [3] . The achieved harmonic compensation characteristics are dependent on the filtering algorithm employed for the extraction of load current harmonics. It has been shown in [4] and [5] that synchronous frame-based compensators achieve better performance under all supply and load conditions, and without any assumptions on supply voltage ad'current waveform quality than state of the art compensators, such as instantaneous reactive power (IRP) or "p-q" theory-based compensators [6] and notch filter-based compensators. Control requirements and implementation issues of parallel active filters are discussed in Section 11.
The flux-based controller utilizes the linear relation between the flux and current in a linear inductor and facilitates direct implementation of a current regulator without explicit generation of voltage references. Concept and implementation of the synchronous frame flux-based controller is discussed in Section 111. Experimental measurements and discussion of various commonly used harmonic front-ends and their impact on active filtering requirements are given in Section IV. Sequencing and start-up issues of the parallel active filter are given in Section V. Simulation results for a commonly used utility interface front-end for large rated ASD load is given in Section VI. The flux-based inverter controller achieves implementation of a general current regulator which is well suited for both nonsinusoidal current tracking, such as for active filters, and sinusoidal current references, such as for motor/servo drive applications as discussed in [7] .
CONTROL REQUIREMENTS FOR PARALLEL ACTIVE FILTERS
The parallel active filter is controlled as a harmonic current source to inject load current harmonics into the supply, and hence the supply line impedance does not influence its compensation characteristics. This requires implementation of a suitable current regulator for the parallel active filter inverter. desire for a constant inverter switching frequency. Implementation of various current regulators can be classified as either carrier-based or carrier-less pulse-width modulation (PWM) schemes. Carrier-based current controllers explicitly generate an "average voltage" reference to be synthesized by the modulator, which can be either by a predictive scheme do not maintain constant inverter switching frequency; per phase-based hysteresis current regulators suffer from phase interactions due to variability of per phase switching, which causes significant low frequency errors and increased peak current ripple; * existence of unacceptable limit cycles in the current, especially with low inductances. These problems are accentuated under nonsinusoidal current tracking conditions. Several different forms of estimating the back-EMF and phase-locked-loop (PLL) techniques exist, which modulate the hysteresis band to minimize the variable switching frequency limitation [ 131-[ 141, but these methods do not address the other limitations. Further, per phase-based hysteresis current regulators, even including those that feature an explicit decoupling of the phases by the integration of the neutral voltages, do not alleviate the problems of low-frequency current errors, peak current ripple, and limit cycles in the current-especially with low inductance operation and under nonsinusoidal current tracking conditions, which are essential requirements of parallel active filters.
Complex dy vector-based current regulators-for both carrier and carrier-less modulation schemes-are imperative to alleviate the problems of per phase-based current regulators [lo] . Their implementation implicitly decouples the phases and hence prevents phase interactions and facilitates prescribed adjacent state switching vectors to enable minimization of low frequency current errors and current ripple.
n u x BASED ACTIVE FILTER CONTROLLER
The block diagram of the synchronous frame flux-based controller shown in Fig. 2 is used for the extraction of load current harmonics and for the direct implementation of inverter switchings by means of a hysteresis rule-ba_sed carrier-less PWM scheme. The active filter terminal flux Q$? is measured and used as a feed-forward quantity_to generate the inverter output filter inductorflux reference as shown in Fig. 2 . The active filter terminal flux $$ cannot be estimated by means of an open-loop integration of the active filter terminal voltage i?; in practice and requires a special integrator structure as given by the transfer function H ( s ) in (1). H ( s ) has a large gain around 1 Hz, but zero gain at dc, and mimics a "pure integrator" adequately for all frequencies above 5 Hz, including the nominal 60-Hz supply frequency + However, the inverter flux Qznu can be calculated by a pure integration of the measured inverter three-phase output voltages, as shown in Fig. 2 , because it is used in a closed loop:
Equations (1) and (2) indicate that the voltage can be regarded as "flux speed." The PLL function is implemented by means of a PI regulator, voltage controlled oscillator (VCO), and counter as shown in Fig. 2 , to lock on? the "almost circular" active filter terminal flux, by forcing q g q = 0 and generates a 12-b digital angle E. The measured load currents & are transformed to the synchronously rotating frame as shown in Fig. 2 . In the synchronously rotating deqe frame, the current components at the fundamental frequency (60 Hz), are transformed to dc quantities and all the harmonic current components are transformed to nondc quantities and undergo a frequency shift of 60 Hz in the spectrum. The resulting current in the synchronous deye frame 8 is low-pass filtered, which can be implemented by switched capacitor filters, to extract the fundamental frequency current component from $, .
Extraction of the dc quantities by a low pass filter provides insensitivity to phase errors. This is a significant advantage of the synchronous frame controller since most other controllers, such as all notch filter-based implementations, will introduce significant phase errors at fundamental and at harmonic frequencies. The synchronous frame controller implementation is sensitive to dc offsets and gains. This can be eliminatedminimized by a maximally flat Butterworth lowpass filter implemented by switched capacitor filters with input dc blocking capacitors. The sampling frequency of the switched capacitor filter determines the highest harmonic frequency possible which can be filtered without aliasing errors. This is a design trade-off for switched capacitor filter applications, since the cross-over frequency of the low-pass filter determines the maximum harmonic frequency limit and vice-versa. A fifth order low-pass filter with a cross-over frequency fo = 30 Hz implemented by switched capacitor filters achieves more than -40 db attenuation for the 5th harmonic frequency. The sampling frequency of the switched capacitor filter is 3 kHz (100 . fo) and this allows harmonic filtering up to 1.5 kHz (25th harmonic) without any aliasing errors.
In the flux model as shown in Fig. 3(a) increased from LF = 5% p.u. to LF = 25% p.u. for illustration purposes. The active filter reference current as shown in Fig. 3(b) has been rescaled. The flux model equation (3) neglecting resistance of the inverter output filter inductor LF given in Fig. 3(a) is also valid for the synchronous deqe frame: The current vector *,, as shown in Fig. 2 does not contain any dc-component and represents the extracted load harmonic current %, , to be compensated by the active filter. However, the active filter current ? F also needs to provide the inverter losses and the power to chaxge the dc-link capacitor Cbus of the inverter. A dc bus voltage feedback loop regulates active power flow to compensate for the inverter losses by a PI regulator output which is added to iFhq as shown in Fig. 2 . This results in a small fundamental active filter current in phase with the active filter terminal voltage G$, which regulates the required active power flow. The PI regulator output should be bandwidth limited to eliminate all harmonic frequency components present in the load current to avoid any power oscillation between the active filter and supply, or between the active filter and harmonic producing load.
Reactive power compensation of the load can also be achieved by the flux-based active filter controller by adding a reactive current command in the de-axis to iFhd as shown in Fig. 2 . This flexibility is a desirable feature in general and especially for thyristor-based front-end loads, which require reactive power compensation to achieve unity input displacement factor, with slightly higher active filter rating.
The inverter flux control method to achieve active filter current regulation is based on [15]-[16] . A similar strategy for flux-based current regulator implementation for PWM rectifiers is given in [17] . The active filter inverter current can be considered to be a direct result of the inductor flux 5;
which is given as
Reference flux $; * as shown in Fig. 2 gives the required angular position and magnitude from which the actual inductor error flux vector A$; is calculated according to (6) A$; = $2 -$;*
The de and qe vector components of flux deviation A$; are the inputs to the switching rules decision unit. Note that the inductor flux across LF is less than 5% of the active filter terminal flux $ F . The small "vector" difference between Gznv and 6; as can be seen in Fig. 3(b) necessitates the subtraction before the vector rotation, as shown in Fig. 2. An important requirement is the pure integration of (2) to generate the inverter flux vector Q;nv. Note that additional filtering of this signal Qtnv is not required since the ac ripple in the synchronous deq" frame itself provides the switching criterion. The switching rules, as explained below, apply to the deviation between the actual inductor flux and the reference inductor flux in the synchronous $4" frame.
Four decision "box" boundaries denoted by ? r a d and &A, are predetermined by the desired minimum pulse-width of the inverter Tmin,, dc-bus voltage Vb,,, supply frequency fe and the inductor flux amplitude level Q6. Fig. 4 shows the confined "box" defined by the decision boundaries with respect to the tip of the rotating inverter flux reference vector in the stationary d"q" frame. The center of the "box" represents the actual inverter flux reference and the "box" dimension determines the resulting high and low frequency inverter fludcurrent errors due to the switching strategy.
As can be seen from the 23 = 8 possible switching states in Fig. 4 (a), the inverter flux vector Q;nv can only transverse in 6 predefined directions given by the corresponding 6 active vectors, and the inverter flux vector incurs stops during the inverter zero states, indicated by 000 and 11 1. Synchronous deqe frame implementation of the flux-based controller results in the identification of the duration of inverter active and zero vector states. This is advantageous and allows implementation of prescribed adjacent active vector and zero states for any given inverter flux reference by implementation of simple rules in the synchronous deqe frame.
In the stationary frame the flux QfnV stops during each zero vector. In the synchronous d"q" frame during each zero vector, the inverter flux vector revolves in the negative direction and hence the angular deviation between Q::v and increases. However, during adjacent active vector states, the inverter flux q;nv speed will be larger than that of and hence
the angular deviation between them increases. This implies that the zero vectors mainly control the angular (tangential) flux advancement for high "modulation index" conditions and determine the peak current ripple in the q"-axis [7] . Due to the discrete inverter active switching vectors, the actual trajectory of Q:nu will always be either on the inner side of the inverter reference flux direction of progress (leading), or on the outer side (lagging). Fig. 4(a) shows how a choice of radial tolerance band will force the actual inverter flux orbit to stay between the inner and outer circles with just the first two rules, as given below, which always guarantee adjacent state switching. The last two rules ensure accurate positioning of zero vectors, which are constrained by the "box" boundaries, to be all of equal duration. and lagging, switch to the active vector which leads the present vector by +60".
and leading, switch to the active vector which lags the present vector by -60". In this way a tangential inverter flux ripple with constant peak to peak amplitude of &A, is realized, yielding a minimal q-axis inverter current ripple, or an equivalent torque ripple for a machine drive application. The radial inverter flux ripple with an amplitude of ? r a d corresponds to the d-axis inverter current ripple or equivalent magnetizing current ripple for a machine drive application. These rules constrain the inverter flux vector error to a rectangular "box" of dimensions f a d and *Aq in the synchronous deqe frame.
For small traclung errors of the inverter flux in both de and qe directions, a square "box" is optimal. For single frequency inverter flux/ current tracking, such as for motor drive applications, the tangential inverter flux/current ripple [18]- [19] has much more impact on the generated torque ripple, thus effectively reducing the simultaneous need for a small radial ripple.
The implementation of the flux-based controller in the synchronous de qe frame achieves implicit decoupling of the phases and prevents adverse effects of phase interactions and undesirable limit-cycles in the current. The motivation for carrying out the above inverter switching rules in the synchronous deqe frame as opposed to the stationary dSqS frame are simple implementation and the fact that the load harmonic current extraction is already performed in the synchronous d"q" frame by the synchronous frame-based controller [4] . (a) Principle of switching rules in the synchronous frame and the 8 achieves disturbance rejection of dc-link fluctuations, nonsinusoidal voltages on the rectifier input due to commutation, unbalanced supply and load conditions, turn-on and turn-off delays and voltage drops are automatically compensated for, due to the integration of the actual inverter output voltages. This disturbance rejection feature is desirable since it does not require implementation of additional feedforward compensators for disturbance rejection.
The flux-based active filter controller is amenable to analogdigital hardware implementation. Hardware implementation of the controller is desirable since it circumvents the sampling and computation delay problems associated with any digital signal processor-based (DSP) implementation, which are the major limitations for high frequency inverter flux/current tracking. Analog controller implementation also effectively alleviates the high-frequency tracking issues related to high-frequency reference change of the inverter fludcurrent, compared to a sampled current regulator implementation.
Suppression of the inverter switching frequency ripple by a capacitive filter and other related issues have not been addressed in this paper.
(THD) supply current limits at the PCC. The utility interface characteristics depend on the PCC transformer percentage leakage inductance and on the filtering elements used in the harmonic front-end system. The PCC transformer usually supplies diverse loads in an industrial plant and active filtering solutions should be applied at the PCC in such cases. A simple classification of harmonic performance of various utility interface systems is given below. The experimental waveforms are given for 115 V, 34, 60 Hz system with 25 pH PCC transformer leakage inductance and a dc bus capacitor Cd, = 1340pF. The utility transformer is considered as the PCC, as shown in Figs. 5-8. Implementation issues for parallel active filter system for various commonly used utility interface front-ends are discussed below. Fig. 5(a) shows the most common topology for ASD utility interface front-ends. The supply current i s is discontinuous with very high peak currents. The supply current THD's are typically around 60% to greater than 130%. The supply peak current, THD and d i / d t significantly increase for stiff ac supply systems. Fig. 6(a) shows another common topology for diode-and thyristor-based ASD utility interface front-ends. In this case the supply current tends to be quasi-square and continuous with THD's of approximately 3040% and substantially reduced peak values compared to Case A. Fig. 6(c) and has a hexagonal shape in + the dq stationary frame. The vertices of the hexagon represent locations of almost constant & whereas, the lines joining two vertices represent the commutation process from one phase to another in the diode/thyristor rectifier. The distance (from the origin) between the highest and the lowest amplitude is indicated by h in Fig. 6(c) . The fundamental component of this "jumping" supply current vector i i is depicted by the dotted circle in Fig. 6(c) .
A. Diode Reclijier with DC Side Capacitor System
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B. Diode or Thyristor RectiJier with DC Side Inductor System
Transformation of the supply current & from the stationary dsqs to the' synchronous deqe frame yields $. as shown in Fig. 6(d) . Just after a commutation, the supply current vector reaches the left most point in Fig. 6(d) . Since the supply current $ in the stationary d S q S frame is almost constant between commutations, the corresponding supply current vector 6 in the synchronous deqe frame turns in the negative direction (clock-wise) with an angular speed wet.
After the supply current vector % has turned by almost 60", it reaches the right most point, where the next commutation starts. During the commutation period, the supply current vector 6 "jumps" from the right (30" lagging) back to the left (30" leading). Hence the supply current vector $ transitions from one vertex of the hexagon in Fig. 6 (c) to the next, and completes one full revolution after six such "jumps" over a fundamental period of the supply frequency. In the synchronous deqe frame these six "jumps" all appear at the same position and this implies that it is sufficient to consider just one 60" sector. The time average of the supply current vector in the synchronous deqe frame 2 5 [indicated by I1 in The supply voltage unbalance effect on the supply current % can be compared between Figs. 6(d) and 7(d). The significant decrease in peak supply current value is clearly from a much smaller h-value. The supply current THD depends on the dc side inductor L d c value and the operating point of the load. These front-ends are beset with very high d i / d t problems for stiff ac systems and hence require a high bandwidth active filter for harmonic compensation, particularly in order to meet IEEE Standard 519 higher harmonic limits. The dc side inductor smooths the dc link current, minimizes supply voltage unbalance effects and enables the application of cost-effective parallel active filters, albeit, with the concomitant penalty of high active filter bandwidth requirement. Hence they do not offer an optimal front-end for harmonic compensation if they are required to Fig. 7(a) shows a similar utility interface front-end topology to that shown in Case A, but has supply side ac line inductors Ls with the intention of reducing the peak supply current and THD value (typically limited to 40%). Fig. 7(b) shows experimental stationary d" q" frame supply current components i& and i& waveforms with THD of 32.6% and CF of 2.0 at 1.1 kW load and Ls = 1.25 mH. Fig. 8(a) shows the most desirable utility interface front-end topology for ASD's and other loads such as dc power supplies. This front-end combines the advantages and eliminates the disadvantages of Cases B and C. Fig. 8(b) shows experimental stationary dSq" frame supply current components i& and i& waveforms with THD of 44% and CF of 2.13 at 3 kW with LS = 125pH and Ldc = 250pH. Fig. 8(c) shows supply current vector % and its extracted fundamental component in the stationary dSqS frame and Fig. 8(d) shows the d-axis and qaxis supply current components i& and i>q in the synchronous deqe frame with the effect of supply voltage unbalance, which are slightly higher compared to 
C. AC Supply Side Line Inductor and Diode Rectijkr with DC Side Capacitor System

D. AC Supply Side Line Inductor, Diode RectiJer with DC Side Inductor, and DC Side Capacitor System
v. SEQUENCING AND START-UP
The active filter sequencing and protection functions are provided by a sequencer hardware. The active filter sequencer is implemented as a state machine. The start-up process has three states; viz. precharging state, charging state, and compensation state.
During the precharging state, the active filter dc bus capacitor Cbus is charged through a diode and resistor to the peak of the supply voltage (650 V). The antiparallel diodes provide a three phase rectifier operation when the active filter contactor is closed.
During the charging state, the dc bus PI controller regulates Vbus to its nominal value of 750 V and the harmonic references are isolated by analog switches. This mode allows the lowpass filters of the synchronous frame controller to achieve steady-state values.
Harmonic references are enabled during the compensation state. This facilitates a transient-free start-up process. The sequencing and start-up of the active filter is shown in the simulation results in Section VI. ( L s = 50pH) and constitutes the total ac side supply line inductance, which results in a commutation duration of 600 ps at rated load condition. The dc link capacitance is Cd, = 30 mF and the dc side inductor value is L d c = 340kH. The dc side L d c -C d c filter is tuned to 50 Hz. The simulated parallel active filter inverter has a filter inductance of LF = 100 pH, nominal dc bus voltage Vbus = 750 V and dc bus capacitance C,,,, = 10 mF.
VI. PARALLEL ACTIVE FILTER IMPLEMENTATION
Figs. 9-1 1 show the simulation results of the active filter operating under balanced supply and load conditions. The supply (and load) current THD of the ASD utility interface front-end is 27% ahd hence, a parallel active filter is viable for such an application. The synchronous dese frame representation of the load current vector 5 in Fig. 10(a) still contains the fundamental component, which is given by the time average of i;. The harmonic current reference for the active filter is extracted from the load current vector i; by means of synchronous frame-based active filter controller given in Fig. 2 , which subtracts the average-low-pass filtered-value of % (representing the fundamental component in the stationary dsqs frame) from the actual 8 itself. This dc removal can be graphically interpreted as moving the load current vector 8 to the origin.
During the first 0.04 s as shown in Fig. 9 the dc bus (&us) of the active filter inverter is charged up to 750 V. The active power needed to charge up the dc bus capacitor C,,, of the is clearly shown in Fig. 10(d) , which also shows the supply current vector around the point of transition of switching "ON' of the active filter inverter. Before the transition, the supply current vector i; follows the load current vector i: in Fig. 10(a) . The transition occurs just after the start of a rectifier commutation. Supply current vector 2; quickly moves to a "steady" position, which is indicated by the "black box" after the active filter is started. Because the supply current vector is slightly lagging the supply voltage vector due to supply side PCC transformer leakage inductance LS , the fundamental component of the supply current vector i; is displaced to the right of the vertical axis. The synchronous deqe frame in this simulation is attached to the active filter terminal flux Fig. 1 l(a) shows that the error flux A62 is constrained to a "box" with size f 1 / 2 . 460 . T,, = 2.3 mVs for T,,, = 10 ps.
The large error on the left indicates the instant when the active filter is started at t = 0.04 s. Fig. 10(d) shows the supply current vector G, in the synchronous deqe frame just before and after this transition. The given dimensions of the "box" result in an average switching frequency of f,, = 8.8 kHz.
An important fact is that no pulses shorter than 10 ps occur, as verified from the Fig. 11(b) . Balanced supply, compensation state: load current and supply Fig. 12(a) shows the spectrum of the simulated load current i i . Fig. 12(b) shows that the synchronous deqe frame flux controlled active filter reduces the supply current THD from 27.3-1.4%. The resultant supply current spectrum with this carrier-less flux controller does not show any dominant peaks around the switching frequency of fsw = 8.8 kHz when a T,, = 10 ps is applied. The effects of such supply voltage unbalance can be seen by comparing the stationary dSqS frame load current component iid in Fig. 13 with the corresponding load current component iid in Fig. 9 . Since the synchronous deqe frame controller low pass filters (see Fig. 2 ) have a cross over frequency of 30 Hz and due to the implementation of a three-legged inverter for the active filter, the supply current is forced to be symmetrical for all three phases, regardless of the unbalance in the supply voltage. This results in a 120-Hz dc bus current ripple which has to be absorbed by the dc bus capacitor "bus. As a result, the ripple voltage on Vbus ini Fig. 13 is much larger compared to that in the balanced case of Fig. 9 . However, the ripple voltage on V,,, in Fig. 13 is within acceptable voltage bounds.
In Fig. 14(a) the unbalance in the load current vector & in the stationary dsqs frame is clear from its distorted shape compared to that for the balanced supply voltage case as shown in Fig. 10(a) . The load current in the synchronous deqe frame 2; shows three distinct orbits instead of just one as for the balanced case in Fig. 10(a>. Fig. 14(b) shows the required -+ unbalanced conditions (in the stationary dSqS frame 355 A peak current versus 285 A peak current for the balanced case).
If correction for unbalanced load currents is not required, the cross-over frequency of the low pass filters in the synchronous frame controller as shown in Fig. 2 can be increased from 30 Hz to over 120 Hz. Unbalance can be regarded as a negative sequence of -60 Hz in the stationary dSqS frame, which transforms to -120 Hz in the synchronous deqe frame. Because the 5th and 7th harmonics in the stationary $4' frame (corresponding 360 Hz in the synchronous deqe frame) should not be attenuated by the low pass filters, a higher order low pass filter structure is required. The compensated supply current THD is 1.64%. Note that slightly larger peak active filter currents result under + The waveform shape of the load harmonic current vector i i highly depends on the rectifier load and the values of dc side capacitors cdc and dc side inductors L d c . Fig. 15 shows how the load current vectors in both the stationary dsqs and synchronous deqe frame depend on the load power operating point (rated 300 kW) without any ac side line inductance ( L s = 0). In practice the dc side C d c -L d c filter resonant frequency is below the supply fundamental frequency. In this case Se = 60 Hz and f f t l t = 1/27r1,/= = 50 Hz. Given this constraint a higher Cdc value will reduce the value of Ldc. However, a higher Cd, value will increase the ripple current and the load current THD, just as a lower load does in Fig. 15 .
In the simulated case chosen, the rectifier load currents become discontinuous for loads smaller than 0.1 p.u. (10% load rating). As can be seen from Fig. 15 , despite the reduction in the load current THD with increasing load, the active filter rating depends on the largest harmonic current peak which happens at rated load. i VII. CONCLUSIONS This paper demonstrates the validation of the synchronous frame flux-based controller for a parallel active filter application. The synchronous frame flux-based controller implements a hysteresis rule-based carrier-less PWM strategy directly in the complex deqe synchronous frame. This method realizes the full potential of a hysteresis-based current regulator by effectively addressing the limitations of a conventional and other state of the art hysteresis-based current regulators. Direct control of the inverter flux (a continuous variable) enables implementation of the current regulator without explicit generation of voltage references. Simple rules ensure prescribed adjacent state inverter switching vectors and prescribes equal duration zero vectors. This paper emphasizes the need for a systems approach to active filtering. Distinct harmonic compensation requirements and related issues, such as load current THD, peak value of the harmonic current and the required active filter bandwidth, have been identified and addressed for various commonly used utility interface front-ends for ASD loads.
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